Skip to content

Close the fpga_gate and asic_gate: core/vm timing, dxa drain, baseline refresh - #419

Merged
tinebp merged 9 commits into
masterfrom
fix/verilator-prebuilt-parts
Sep 27, 2026
Merged

Close the fpga_gate and asic_gate: core/vm timing, dxa drain, baseline refresh#419
tinebp merged 9 commits into
masterfrom
fix/verilator-prebuilt-parts

ci: re-record the tensor synthesis baseline under its pinned strategy

6510044
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar