Add ARM target and Cortex-M7 NVIC wiring for PDP bring-up - #103
Closed
nnadgaud wants to merge 2 commits into
Closed
Conversation
Add ARM as a target alongside aarch64 for PDP Cortex-M7 bring-up. Wire Cortex-M7 NVIC: m_nvic.irq_out → CPU ARM_CPU_IRQ, nvic_socket/nvic_fwd passthrough for platform router access, pmsav7_dregion and cpu_freq_hz params. Suppress PENDSVSET (ICSR bit 28) in nvic_b_transport to avoid a Zephyr spinlock assert under asynchronous PendSV delivery. Signed-off-by: Nikhita Nadgauda <nnadgaud@qti.qualcomm.com>
Contributor
|
I think that a global reflection should be done on how to manage the NVIC for Cortex-M, because all Cortex-M require it. |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Add ARM as a target alongside aarch64 for PDP Cortex-M7 bring-up. Wire Cortex-M7 NVIC: m_nvic.irq_out → CPU ARM_CPU_IRQ, nvic_socket/nvic_fwd passthrough for platform router access, pmsav7_dregion and cpu_freq_hz params. Suppress PENDSVSET (ICSR bit 28) in nvic_b_transport to avoid a Zephyr spinlock assert under asynchronous PendSV delivery.