GitHub - masfiyan/Ghauri-Core-RV32I: Singel Cycle Core, RV32-I written in CHISEL (Constructing Hardware In Scala Embedded Language)

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
main/scala		main/scala
test/scala		test/scala
instruction checking in single cycle.ods		instruction checking in single cycle.ods

About

Singel Cycle Core, RV32-I written in CHISEL (Constructing Hardware In Scala Embedded Language)

No releases published