Skip to content

Actions: jeras/rp32

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
338 workflow runs
338 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

SoC simulation running assembly test using GPIO
R5P RISCOF Verification #31: Commit 32e9230 pushed by jeras
3m 39s master
Gowin: added PSRAM references
R5P RISCOF Verification #29: Commit 9e177c5 pushed by jeras
3m 50s master
cosmetic
R5P RISCOF Verification #28: Commit 0bc7144 pushed by jeras
3m 32s master
cosmetic
verible-linter #365: Commit 0bc7144 pushed by jeras
49s master
Gowin IDE project, unfinished
R5P RISCOF Verification #27: Commit d90b88d pushed by jeras
3m 56s master
whitespace
R5P RISCOF Verification #25: Commit ed98a4e pushed by jeras
3m 49s master
whitespace
verible-linter #362: Commit ed98a4e pushed by jeras
51s master
porting to TCB-Lite and updated indenttion
R5P RISCOF Verification #24: Commit cab8d16 pushed by jeras
4m 43s master
modified degu to use TCB-Lite
R5P RISCOF Verification #23: Commit 48a5c2e pushed by jeras
3m 43s master
updated mouse RISCOF to TCB-Lite
R5P RISCOF Verification #22: Commit b1607b2 pushed by jeras
3m 41s master
Gowin FPGA: added README
R5P RISCOF Verification #20: Commit 4c14ced pushed by jeras
3m 59s master
Gowin FPGA: added README
verible-linter #357: Commit 4c14ced pushed by jeras
48s master