Skip to content
This repository was archived by the owner on Apr 8, 2024. It is now read-only.
This repository was archived by the owner on Apr 8, 2024. It is now read-only.

Issue with compiling RTL design in Aldec Riviera-PRO #2

Description

@dominiksapeta

It seems like in files rtl/mvu.sv, rtl/mvu_tile.sv, rtl/npu.sv and rtl/shim.sv parameters are used before declaration. The error is pointing to the parameter MRFIDW, which uses an undeclared identifier NUM_DSP. Macros used for initialization are from rtl/npu.vh.

Moving declarations of PRIME_DOTW and NUM_DSP above MRFIDW seems to fix the issue.

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions