Skip to content
View hasanguzelsemme's full-sized avatar

Block or report hasanguzelsemme

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. karatsuba_single_scalable karatsuba_single_scalable Public

    Scalable Karatsuba multiplication module that executes in single cycle. I will adjust the code further and provide the intuition and approach very soon.

    Verilog

  2. riscv riscv Public

    Implemented Single Cycle, Multi Cycle and Pipelined RISC-V processors, alongside with RV32M Standard Extension. Developed based on the "Digital Design and Computer Architecture: RISC-V Edition" by …

    SystemVerilog 2

  3. cardGame cardGame Public

    Memory Card game project for the lecture Software Development Methodologies

    Java

  4. P232 P232 Public

    Term Project for Systems Programming lecture.

    C

  5. TinyMIPS TinyMIPS Public

    Implemented base instruction set for TinyMIPS along with a testbench to test functionality

    SystemVerilog

  6. fpga-to-cnn_image_processing_pipeline fpga-to-cnn_image_processing_pipeline Public

    An image processing pipeline using OV7670 camera. Image processing is offloaded to FPGA and the inference is done on PC.

    Verilog