Skip to content

Actions: chipsalliance/riscv-vector-tests

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
46 workflow runs
46 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Fix the support for zvfh and zvfhmin (#84)
Build and Test #182: Commit 841141b pushed by ksco
1h 23m 4s main
Fix test generation for VLEN=64 (#83)
Build and Test #180: Commit 1a1aa4d pushed by ksco
53m 41s main
Remove max limit of VLEN (#81)
Build and Test #176: Commit 6fbf8e1 pushed by ksco
51m 51s main
Add split option to single.go
Build and Test #174: Commit d88736d pushed by ksco
51m 40s main
Refine random generating
Build and Test #172: Commit b39a70e pushed by ksco
47m 57s main
Update to latest spike (#71)
Build and Test #163: Commit f21c047 pushed by ksco
44m 39s main
Add frm to the combination
Build and Test #161: Commit 116c908 pushed by ksco
42m 12s main
Build and Test
Build and Test #157: by ksco
34m 44s main