riscv: add hardware error trap handler support#271
Conversation
|
开始测试 log: https://github.com/RVCK-Project/rvck/actions/runs/25775109944 参数解析结果
测试完成 详细结果:
Kunit Test Result[02:51:05] Testing complete. Ran 457 tests: passed: 445, skipped: 12
Kernel Build Result
Check Patch Result
|
|
这个补丁不适用community inclusion标签，另外请附带上具体的mainline内核版本。 |
mainline inclusion from mainline-v7.1 commit 5d5c5d0 category: feature bugzilla: RVCK-Project#269 Reference: https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/?h=next-20260413&id=5d5c5d0f2be9cf0351ad8e90516c519a8db22981 --------------------------- Add support for handling hardware error traps (exception code 19) in the RISC-V architecture. The changes include: - Add do_trap_hardware_error function declaration in asm-prototypes.h - Add hardware error trap vector entry in entry.S exception vector table - Implement do_trap_hardware_error handler in traps.c that generates SIGBUS with BUS_MCEERR_AR for hardware errors This enables proper handling of hardware error exceptions that may occur in RISC-V systems, providing appropriate error reporting and signal generation for user space processes. Signed-off-by: Rui Qi <qirui.001@bytedance.com> Link: https://patch.msgid.link/20260202094200.53735-1-qirui.001@bytedance.com [pjw@kernel.org: clean up commit message slightly] Signed-off-by: Paul Walmsley <pjw@kernel.org> Signed-off-by: Lu Peng <lu.peng3@zte.com.cn> Signed-off-by: liuqingtao <liu.qingtao2@zte.com.cn>
GooTal
force-pushed
the
pr-Add-hw-trap-handler
branch
from
f73bdbd to
aaffd79
Compare
|
开始测试 log: https://github.com/RVCK-Project/rvck/actions/runs/26429282968 参数解析结果
测试完成 详细结果:
Kunit Test Result[02:49:25] Testing complete. Ran 457 tests: passed: 445, skipped: 12
Kernel Build Result
Check Patch Result
LAVA Check (qemu)
result: Lava check fail!
LAVA Check (sg2042)
result: Lava check done!
LAVA Check (spacemit-k1-bananapi-f3)
result: Lava check fail!
LAVA Check (lpi4a)
result: Lava check fail!
|
|
请尽快解决CI报错，或者澄清原因。 |
qemu和k1环境报错均是因为登录失败： ipi4a环境在init时报panic，但应该和pr无关： 
其他pr的CI启动时也会报这个错
|
好的，确认是lavaci的问题，测试小组已经在调试修复。 |
|
/check 开始测试 log: https://github.com/RVCK-Project/rvck/actions/runs/26625803095 参数解析结果
测试完成 详细结果:
Kunit Test Result[08:08:23] Testing complete. Ran 457 tests: passed: 445, skipped: 12
Kernel Build Result
Check Patch Result
LAVA Check (qemu)
result: Lava check done!
|
3 participants
riscv: add hardware error trap handler support
community inclusion
category: feature
bugzilla: #269
Reference: https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/?h=next-20260413&id=5d5c5d0f2be9cf0351ad8e90516c519a8db22981
Add support for handling hardware error traps (exception code 19)
in the RISC-V architecture. The changes include:
SIGBUS with BUS_MCEERR_AR for hardware errors
This enables proper handling of hardware error exceptions that may occur
in RISC-V systems, providing appropriate error reporting and signal
generation for user space processes.
Signed-off-by: Rui Qi qirui.001@bytedance.com
Link: https://patch.msgid.link/20260202094200.53735-1-qirui.001@bytedance.com
[pjw@kernel.org: clean up commit message slightly]
Signed-off-by: Paul Walmsley pjw@kernel.org
Signed-off-by: Lu Peng lu.peng3@zte.com.cn
Signed-off-by: liuqingtao liu.qingtao2@zte.com.cn