Skip to content

Commit e1bc8d0

Browse files
committed
build fixes
1 parent d5cca06 commit e1bc8d0

4 files changed

Lines changed: 6 additions & 10 deletions

File tree

‎hw/rtl/cache/VX_cache_top.sv‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -52,7 +52,7 @@ module VX_cache_top import VX_gpu_pkg::*; #(
5252
parameter DIRTY_BYTES = 1,
5353

5454
// core request tag size
55-
parameter TAG_WIDTH = 32,
55+
parameter TAG_WIDTH = 16 + UUID_WIDTH,
5656

5757
// Core response output buffer
5858
parameter CORE_OUT_BUF = 3,

‎hw/rtl/core/VX_issue_top.sv‎

Lines changed: 2 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -64,8 +64,7 @@ module VX_issue_top import VX_gpu_pkg::*; #(
6464
output wire dispatch_eop[NUM_EX_UNITS * `ISSUE_WIDTH],
6565
input wire dispatch_ready[NUM_EX_UNITS * `ISSUE_WIDTH],
6666

67-
output wire [ISSUE_WIS_W-1:0] issue_sched_wis[`ISSUE_WIDTH],
68-
output wire issue_sched_valid[`ISSUE_WIDTH]
67+
output wire [ISSUE_ISW_SIZEW-1:0] issued_warps_cnt
6968
);
7069
VX_decode_if decode_if();
7170
VX_dispatch_if dispatch_if[NUM_EX_UNITS * `ISSUE_WIDTH]();
@@ -120,10 +119,7 @@ module VX_issue_top import VX_gpu_pkg::*; #(
120119
assign dispatch_if[i].ready = dispatch_ready[i];
121120
end
122121

123-
for (genvar i = 0; i < `ISSUE_WIDTH; ++i) begin : g_issue_sched_if
124-
assign issue_sched_wis[i] = issue_sched_if[i].wis;
125-
assign issue_sched_valid[i] = issue_sched_if[i].valid;
126-
end
122+
assign issued_warps_cnt = issue_sched_if.issued_warps_cnt;
127123

128124
`ifdef PERF_ENABLE
129125
issue_perf_t issue_perf = '0;

‎hw/rtl/mem/VX_local_mem_top.sv‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -28,7 +28,7 @@ module VX_local_mem_top import VX_gpu_pkg::*; #(
2828
parameter WORD_SIZE = `XLEN/8,
2929

3030
// Request tag size
31-
parameter TAG_WIDTH = 16,
31+
parameter TAG_WIDTH = 16 + UUID_WIDTH,
3232

3333
// Address width
3434
parameter NUM_WORDS = SIZE / WORD_SIZE,

‎hw/unittest/mem_streamer/memsim.cpp‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -48,8 +48,8 @@ MemSim::MemSim() {
4848
#ifdef VCD_OUTPUT
4949
Verilated::traceEverOn(true);
5050
tfp_ = new VerilatedVcdC;
51-
cache_->trace(tfp_, 99);
52-
race_->open("trace.vcd");
51+
msu_->trace(tfp_, 99);
52+
tfp_->open("trace.vcd");
5353
#endif
5454
}
5555

0 commit comments

Comments
 (0)