Skip to content
FPGA Gate

FPGA Gate #5

Sign in to view logs

FPGA Gate

FPGA Gate #5

Triggered via schedule September 3, 2026 04:28
@tinebptinebp
⁠ 5def825
master
Status Cancelled
Total duration 1d 0h 0m 2s
Artifacts –

fpga_gate.yml

on: schedule
fpga_gate
1d 0h
fpga_gate
Fit to window
Zoom out
Zoom in

Annotations

1 error
fpga_gate
The job has exceeded the maximum execution time while awaiting a runner for 24h0m0s